Design and Characterization of a Completely Pipelined Null Convention Logic Floating Point Multiplier Anitha
نویسندگان
چکیده
Article history: Received 10 March 2015 Received in revised form 20 March 2015 Accepted 25 March 2015 Available online 10 April 2015
منابع مشابه
NULL Convention Floating Point Multiplier
Floating point multiplication is a critical part in high dynamic range and computational intensive digital signal processing applications which require high precision and low power. This paper presents the design of an IEEE 754 single precision floating point multiplier using asynchronous NULL convention logic paradigm. Rounding has not been implemented to suit high precision applications. The ...
متن کاملDesigning NULL Convention Combinational Circuits to Fully Utilize Gate-Level Pipelining for Maximum Throughput
Since the NULL Convention Logic (NCL) paradigm is delay-insensitive, NCL combinational circuits cannot be partitioned indiscriminately when pipelining, as can clocked circuits. Instead, these circuits must be partitioned into stages, such that each stage is inputcomplete with respect to all of its inputs and delayinsensitivity is maintained. Therefore the selected architecture for an NCL circui...
متن کاملDesign and Characterization of NULL Convention Arithmetic Logic Units
In this paper a number of 4-bit, 8-operation arithmetic logic units (ALUs) are designed using the delayinsensitive NULL Convention Logic (NCL) paradigm, and are characterized in terms of speed and area. Both dualrail and quad-rail, pipelined and non-pipelined versions are developed, and the tradeoffs and design considerations for each are discussed. Comparing the various architectures shows tha...
متن کاملSpeedup of NULL convention digital circuits using NULL cycle reduction
A NULL Cycle Reduction (NCR) technique is developed to increase the throughput of NULL Convention Logic systems, by reducing the time required to flush complete DATA wavefronts, commonly referred to as the NULL cycle. The NCR technique exploits parallelism by partitioning input wavefronts, such that one circuit processes a DATA wavefront, while its duplicate processes a NULL wavefront. A NCR ar...
متن کاملDesign and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic
The IEEE 754 single precision floating point multiplier uses reversible exponent adder to accomplish multiplication operation. The REA is designed and implemented using reversible logic gates like Peres gate and TR gate. Reversible logic is used to reduce the power dissipation compared to classical logic and it can also reduces the information loss so which finds application in different fields...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015